Hybrid Cascode Compensation for Two-Stage CMOS Opamps

نویسنده

  • Mohammad Yavari
چکیده

This paper presents the analysis of hybrid cascode compensation scheme, merged Ahuja and improved Ahuja style compensation methods, which is used in two-stage CMOS operational transconductance amplifiers (OTAs). The open loop signal transfer function is derived to allow the accurate estimation of the poles and zeros. This analytical approach shows that the non-dominant poles and zeros of the hybrid cascode compensation are about 40 percent greater than those of the conventional cascode compensation. Circuit level simulation results are provided to show the accuracy of the calculated expressions and also the usefulness of the proposed cascode compensation technique. key words: operational transconductance amplifiers, cascode compensation, switched-capacitor circuits

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A new compensation technique for two-stage CMOS operational transconductance amplifiers

This paper presents a new compensation method for fully differential two-stage CMOS operational transconductance amplifiers (OTAs). It employs a hybrid cascode compensation scheme, merged Ahuja and improved Ahuja style compensations, for fast settling. A design procedure for minimum settling time of the proposed compensation technique for a two-stage class A/AB OTA is described. To demonstrate ...

متن کامل

Hybrid cascode feedforward compensation for nano-scale low-power ultra-area-efficient three-stage amplifiers

A modified frequency compensation technique is proposed for low-power area-efficient three-stage amplifiers driving medium to large capacitive loads. Coined hybrid cascode feedforward compensation (HCFC), the total compensation capacitor is divided and shared between two internal high-speed feedback loops instead of only one loop as is common in prior art. Detailed analysis of this technique sh...

متن کامل

A 2.5-V 10-bit 40-MS/S double sampling pipeline A/D converter

This paper presents a 10-bit pipeline ADC using double sampling technique to achieve a conversion rate of 40 MS/s at 2.5-V supply. The opamps are two-stage with folded-cascode as the first stage and feature techniques such as common-mode stabilized active load, crosscoupled cascode connection, and close-loop pole placement. MOS switches are driven by bootstrapping circuits that do not subject t...

متن کامل

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Abstract—In this paper, a two-stage op-amp design is considered using both Miller and negative Miller compensation techniques. The first op-amp design uses Miller compensation around the second amplification stage, whilst the second op-amp design uses negative Miller compensation around the first stage and Miller compensation around the second amplification stage. The aims of this work were to ...

متن کامل

A Low-Power Fully-Differential CMOS Operational Transconductance Amplifier for A/D Converters

The design of a fully differential CMOS transconductance amplifier is presented in this paper. This amplifier is to be used in the first stage of a 13-bit pipelined A/D converter, and was designed to meet the necessary specifications at a minimum level of power consumption. The amplifier presented below was based on a two-stage design of a telescopic cascode input stage followed by a common-sou...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEICE Transactions

دوره 88-C  شماره 

صفحات  -

تاریخ انتشار 2005